Figure out cache line size (both caches)

Scalerness (integer & floating point)

L1 <-> L2 bandwidth?

L1, L2 bandwidths

Clock resolution
